View CY7C245A_348083.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

CY7C245A
2K x 8 Reprogrammable Registered PROM
Features
* Windowed for reprogrammability * CMOS for optimum speed/power * High speed -- 15-ns address set-up -- 10-ns clock to output * Low power -- 330 mW (commercial) for -25 ns -- 660 mW (military) * Programmable synchronous or asynchronous output enable * On-chip edge-triggered registers * Programmable asynchronous register (INIT) * EPROM technology, 100% programmable * Slim, 300-mil, 24-pin plastic or hermetic DIP * 5V 10% VCC, commercial and military * TTL-compatible I/O * Direct replacement for bipolar PROMs * Capable of withstanding greater than 2001V static discharge Logic Block Diagram
INIT A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 CP COLUMN ADDRESS ADDRESS DECODER PROGRAMMABLE INITIALIZE WORD ROW ADDRESS PROGRAMMABLE ARRAY MULTIPLEXER O
7
Functional Description
The CY7C245A is a high-performance, 2K x 8, electrically programmable, read-only memory packaged in a slim 300-mil plastic or hermetic DIP. The ceramic package may be equipped with an erasure window; when exposed to UV light the PROM is erased and can then be reprogrammed. The memory cells utilize proven EPROM floating-gate technology and byte-wide intelligent programming algorithms. The CY7C245A replaces bipolar devices and offers the advantages of lower power, reprogrammability, superior performance and high programming yield. The EPROM cell requires only 12.5V for the supervoltage, and low current requirements allow gang programming. The EPROM cells allow each memory location to be tested 100%, because each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet AC specification limits. The CY7C245A has an asynchronous initialize function (INIT). This function acts as a 2049th 8-bit word loaded into the on-chip register. It is user programmable with any desired word, or may be used as a PRESET or CLEAR function on the outputs. INIT is triggered by a low level, not an edge.
Pin Configurations
DIP Top View
A7 A6 A5 A4 A3 A2 A1 A0 O0 O1 O2 GND 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 VCC A8 A9 A10 INIT E/ES CP O7 O6 O5 O4 O3
O
6
O 8-BIT EDGETRIGGERED REGISTER O O
3 5 4
O O O
0 2 1
E/E S CP
D C
Q
PROGRAMMABLE MULTIPLEXER
A4 A3 A2 A1 A0 NC O0
4 3 2 1 282726 25 5 24 6 23 7 22 8 21 9 20 10 19 11 18 121314151617 O1 O2 GND NC O3 O4 O5
A5 A6 A7 NC V CC A8 A9
LCC/PLCC (Opaque only) Top View
A10 INIT E/ES CP NC O7 O6
Selection Guide
7C245A-15 Minimum Address Set-up Time Maximum Clock to Output Maximum Operating Current Standard Commercial Military 15 10 120 7C245A-18 18 12 120 120 7C245A-25 25 12 90 120 7C245A-35 35 15 90 120 Unit ns ns mA mA
Cypress Semiconductor Corporation Document #: 38-04007 Rev. *D
*
3901 North First Street
*
San Jose, CA 95134 * 408-943-2600 Revised November 4, 2003
CY7C245A
Operating Modes
The CY7C245A is a CMOS electrically programmable read only memory organized as 2048 words x 8 bits and is a pin-for-pin replacement for bipolar TTL fusible link PROMs. The CY7C245A incorporates a D-type, master-slave register on chip, reducing the cost and size of pipelined microprogrammed systems and applications where accessed PROM data is stored temporarily in a register. Additional flexibility is provided with a programmable synchronous (ES) or asynchronous (E) output enable and asynchronous initialization (INIT). Upon power-up the state of the outputs will depend on the programmed state of the enable function (ES or E). If the synchronous enable (ES) has been programmed, the register will be in the set condition causing the outputs (O0-O7) to be in the OFF or high-impedance state. If the asynchronous enable (E) is being used, the outputs will come up in the OFF or high-impedance state only if the enable (E) input is at a HIGH logic level. Data is read by applying the memory location to the address inputs (A0-A10) and a logic LOW to the enable input. The stored data is accessed and loaded into the master flip-flops of the data register during the address set-up time. At the next LOW-to-HIGH transition of the clock (CP), data is transferred to the slave flip-flops, which drive the output buffers, and the accessed data will appear at the outputs (O0-O7). If the asynchronous enable (E) is being used, the outputs may be disabled at any time by switching the enable to a logic HIGH, and may be returned to the active state by switching the enable to a logic LOW. If the synchronous enable (ES) is being used, the outputs will go to the OFF or high-impedance state upon the next positive clock edge after the synchronous enable input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will return the output to the active state. Following a positive clock edge, the address and synchronous enable inputs are free to change since no change in the output will occur until the next low-to-high transition of the clock. This unique feature allows the CY7C245A decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs. System timing is simplified in that the on-chip edge triggered register allows the PROM clock to be derived directly from the system clock without introducing race conditions. The on-chip register timing requirements are similar to those of discrete registers available in the market. The CY7C245A has an asynchronous initialize input (INIT). The initialize function is useful during power-up and time-out sequences and can facilitate implementation of other sophisticated functions such as a built-in "jump start" address. When activated, the initialize control input causes the contents of a user-programmed 2049th 8-bit word to be loaded into the on-chip register. Each bit is programmable and the initialize function can be used to load any desired combination of 1s and 0s into the register. In the unprogrammed state, activating INIT will generate a register CLEAR (all outputs LOW). If all the bits of the initialize word are programmed, activating INIT performs a register PRESET (all outputs HIGH). Applying a LOW to the INIT input causes an immediate load of the programmed initialize word into the master and slave flip-flops of the register, independent of all other inputs, including the clock (CP). The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable (E) LOW.
Erasure Characteristics
Wavelengths of light less than 4000 Angstroms begin to erase the 7C245A. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time. The recommended dose for erasure is ultraviolet light with a wavelength of 2537 Angstroms for a minimum dose (UV intensity multiplied by exposure time) of 25 Wsec/cm2. For an ultraviolet lamp with a 12 mW/cm2 power rating the exposure time would be approximately 35 minutes. The 7C245A needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high-intensity UV light for an extended period of time. 7258 Wsec/cm2 is the recommended maximum dosage.
Programming Information
Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.
Bit Map Data
Programmer Address Decimal 0 . . . 2047 2048 2049 Hex 0 . . . 7FF 800 801 RAM Data Contents Data . . . Data Init Byte Control Byte
Control Byte 00 Asynchronous output enable (default state) 01 Synchronous output enable
Document #: 38-04007 Rev. *D
Page 2 of 12
CY7C245A
Table 1. Mode Selection Pin Function[1] Read or Output Disable Mode Read Output Disable Initialize Program Program Verify Program Inhibit Intelligent Program Program Synchronous Enable Program Initialization Byte Blank Check Zeros Other A10-A4 A10-A4 A10-A4 A10-A4 A10-A4 A10-A4 A10-A4 A10-A4 A10-A4 A10-A4 A10-A4 A10-A4 A3 A3 A3 A3 A3 A3 A3 A3 A3 VIHP VILP A3 A2-A1 A2-A1 A2-A1 A2-A1 A2-A1 A2-A1 A2-A1 A2-A1 A2-A1 A2-A1 A2-A1 A2-A1 A0 A0 A0 A0 A0 A0 A0 A0 A0 VPP VPP A0 CP PGM VIL/VIH X X VILP VIHP VIHP VILP VILP VILP VIHP E, ES VFY VIL VIH VIL VIHP VILP VIHP VIHP VIHP VIHP VILP INIT VPP VIH VIH VIL VPP VPP VPP VPP VPP VPP VPP O7-O0 D7-D0 O7-O0 High Z Init. Byte D7-D0 O7-O0 High Z D7-D0 High Z D7-D0 Zeros
DIP Top View
LCC/PLCC (Opaque Only) Top View
A5 A6 A7 NC VCC A8 A9 A4 A3 A2 A1 A0 NC D0 5 6 7 8 9 10 11 4 3 2 1 28 27 26 25 24 23 22 21 20 19 121314151617 18 A10 VPP VFY PGM NC D7 D6
A7 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 GND
1 2 3 4 5 6 7 8 9 10 11 12
24 23 22 21 20 19 18 17 16 15 14 13
VCC A8 A9 A10 VPP VFY PGM D7 D6 D5 D4 D3
Figure 1. Programming Pinouts
MILITARY SPECIFICATIONS Group A Subgroup Testing DC Characteristics
Parameter VOH VOL VIH VIL IIX IOZ ICC Subgroups 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3
Switching Characteristics
Parameter tSA tHA tCO Subgroups 7, 8, 9, 10, 11 7, 8, 9, 10, 11 7, 8, 9, 10, 11
SMD Cross Reference
SMD Number 5962-88735 5962-88735 Suffix 033X 04LX Cypress Number CY7C245A-25LMB CY7C245A-25DMB
Note: 1. X = "don't care" but not to exceed VCC + 5%.
Document #: 38-04007 Rev. *D
D1 D2 GND NC D3 D4 D5
Page 3 of 12
CY7C245A
Maximum Ratings[2]
(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ..................................... -65C to +150C Ambient Temperature with Power Applied.................................................. -55C to +125C Supply Voltage to Ground Potential (Pin 24 to Pin 12).................................................-0.5V to +7.0V DC Voltage Applied to Outputs in High Z State .....................................................-0.5V to +7.0V DC Input Voltage .................................................-3.0V to +7.0V DC Program Voltage (Pins 7, 18, 20) ........................... 13.0V UV Erasure ................................................... 7258 Wsec/cm2 Static Discharge Voltage........................................... > 2001V (per MIL-STD-883, Method 3015) Latch-up Current..................................................... > 200 mA
Operating Range
Range Commercial Military[3] Industrial Ambient Temperature 0C to +70C -55C to +125C -40C to +85C VCC 5V 10% 5V 10% 5V 10%
Electrical Characteristics Over the Operating Range[4,5]
7C245A-15 Parameter VOH VOL VIH VIL IIX VCD IOZ IOS ICC VPP IPP VIHP VILP Description Output HIGH Voltage Output LOW Voltage Input HIGH Level Input LOW Level Input Leakage Current Input Clamp Diode Voltage Output Leakage Current Output Short Circuit Current Power Supply Current Programming Supply Voltage Programming Supply Current Input HIGH Programming Voltage Input LOW Programming Voltage 3.0 0.4 GND < VO < VCC Output Disabled[6] VCC = Max., VOUT = 0.0V[7] VCC = Max., IOUT = 0 mA Com'l Mil 12 13 50 3.0 0.4 12 Test Conditions VCC = Min., IOH = -4.0 mA VIN = VIH or VIL VCC = Min., IOL = 16 mA VIN = VIH or VIL Guaranteed Input Logical HIGH Voltage for All Inputs Guaranteed Input Logical LOW Voltage for All Inputs GND < VIN < VCC -10 -10 -20 2.0 Min. 2.4 0.4 VCC 0.8 +10 +10 -90 120 -10 -10 -20 2.0 7C245A-18 2.4 0.4 VCC 0.8 +10 +10 -90 120 120 13 50 3.0 0.4 12 -10 -10 -20 2.0 7C245A-25 7C245A-35 7C245A-45 Max. Unit V 0.4 VCC 0.8 +10 +10 -90 90 120 13 50 V mA V V V V V A A mA mA 2.4
Max. Min. Max. Min.
Note 5
Capacitance[5]
Parameter CIN COUT Description Input Capacitance Output Capacitance Test Conditions TA = 25C, f = 1 MHz, VCC = 5.0V Max. 10 10 Unit pF pF
Notes: 2. The voltage on any input or I/O pin cannot exceed the power pin during power-up. 3. TA is the "instant on" case temperature. 4. See page 3 of this data sheet for Group A subgroup testing information. 5. See the "Introduction to CMOS PROMs" section of the Cypress Data Book for general information on testing. 6. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement. 7. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
Document #: 38-04007 Rev. *D
Page 4 of 12
CY7C245A
AC Test Loads and Waveforms[4, 5]
5V OUTPUT 50 pF INCLUDING JIG AND SCOPE R2 167 R1 250 5V OUTPUT 5 pF INCLUDING JIG AND SCOPE R2 167 R1 250 3.0V GND 5 ns ALL INPUT PULSES 90% 10% 90% 10% 5 ns
(a) Normal Load
(b) High Z Load
Equivalent to: TH EVENIN EQUIVALENT 100 OUTPUT 2.0V
Switching Characteristics Over Operating Range[4, 5]
7C245A-15 Parameter tSA tHA tCO tPWC tSES tHES tDI tRI tPWI tCOS tHZC tDOE tHZE Description Address Set-Up to Clock HIGH Address Hold from Clock HIGH Clock HIGH to Valid Output Clock Pulse Width ES Set-Up to Clock HIGH ES Hold from Clock HIGH Delay from INIT to Valid Output INIT Recovery to Clock HIGH INIT Pulse Width Valid Output from Clock HIGH[8] Inactive Output from Clock HIGH[8] Valid Output from E LOW[9] Inactive Output from E HIGH[9] 10 10 15 15 12 15 10 10 5 15 12 12 15 15 15 15 Min. Max. 15 0 10 12 10 5 20 15 15 15 15 15 15 7C245A-18 Min. Max. 18 0 12 15 12 5 20 20 20 20 20 20 20 7C245A-35 Min. 25 0 12 20 15 5 20 20 25 30 30 30 30 Max. 7C245A-25 Min. 35 0 15 20 15 5 35 Max. 7C245A-35 Min. 45 0 25 Max. Unit ns ns ns ns ns ns ns ns ns ns ns ns ns
Notes: 8. Applies only when the synchronous (ES) function is used. 9. Applies only when the asynchronous (E) function is used.
Document #: 38-04007 Rev. *D
Page 5 of 12
CY7C245A
Switching Waveforms[5]
tHA A0 - A10 tSES ES tSES tHES tHES tSES tHES tSA tHA
CP
tPWC tPWC
tPWC tPWC
tPWC tPWC
O0 - O7 tCO tHZC tCOS tCO tHZE E tDI INIT tPWI tRI tDOE
Document #: 38-04007 Rev. *D
Page 6 of 12
CY7C245A
Typical DC and AC Characteristics
NORMALIZED SUPPLY CURRENT vs. SUPPLY VOLTAGE 1.6 NORMALIZED ICC NORMALIZED I CC 1.4 1.2 1.0 0.8 0.6 4.0 TA =25C f = fMAX 4.5 5.0 5.5 6.0 1.2 NORMALIZED CLOCK-TO-OUTPUT TIME NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE CLOCK TO OUTPUT TIME vs. VCC 1.6 1.4 1.2 1.0 0.8 TA =25C 0.6 4.0 4.5 5.0 5.5 6.0
1.1
1.0
0.9
0.8 -55
25
125
NORMALIZED CLOCK-TO-OUTPUT TIME
NORMALIZED SET-UP TIME
SUPPLY VOLTAGE (V) CLOCK TO OUTPUT TIME vs. TEMPERATURE 1.6 NORMALIZED SET-UP TIME 1.4 1.2 1.0 0.8 0.6 -55 1.2 1.0
AMBIENT TEMPERATURE (C) NORMALIZED SET-UP TIME vs. SUPPLYVOLTAGE
SUPPLY VOLTAGE (V) NORMALIZED SET-UP TIME vs. TEMPERATURE 1.6 1.4 1.2 1.0 0.8 0.6 -55
0.8
0.6 TA =25C 0.4 4.0 4.5 5.0 5.5 6.0
25
125
25
125
AMBIENT TEMPERATURE (C) NORMALIZED SUPPLY CURRENT vs. CLOCK PERIOD
SUPPLY VOLTAGE (V) TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING 30.0
AMBIENT TEMPERATURE (C) OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE 175 150 125 100 75 50 25 0 0.0 1.0 2.0 3.0 4.0 VCC =5.0V TA =25C
1.02 1.00 NORMALIZED ICC 0.98 0.96 0.94 0.92 0.90 0.88 0 25 50 75 100 VCC =5.5V TA =25C
25.0 DELTA t AA (ns) 20.0 15.0 10.0 5.0 0.0 0 200 400 TA =25C VCC =4.5V 600 800 1000
CLOCK PERIOD (ns)
CAPACITANCE (pF)
OUTPUT SINK CURRENT (mA)
OUTPUT VOLTAGE (V)
Ordering Information
Speed (ns) tSA tCO 15 10 15 10 18 12 ICC (mA) 120 120 120 Ordering Code CY7C245A-15JC CY7C245A-15JI CY7C245A-18JC CY7C245A-18PC CY7C245A-18WC Package Type J64 J64 J64 P13 W14 Package Type 28-Lead Plastic Leaded Chip Carrier 28-Lead Plastic Leaded Chip Carrier 28-Lead Plastic Leaded Chip Carrier 24-Lead (300-Mil) Molded DIP 24-Lead (300-Mil) Windowed CerDIP Operating Range Commercial Industrial Commercial
Document #: 38-04007 Rev. *D
Page 7 of 12
CY7C245A
Ordering Information (continued)
Speed (ns) tSA tCO 18 12 ICC (mA) 120 Ordering Code CY7C245A-18DMB CY7C245A-18QMB CY7C245A-18WMB CY7C245A-25PC CY7C245A-25WC CY7C245A-25JC CY7C245A-25SC CY7C245A-35WC CY7C245A-35JC CY7C245A-35DMB CY7C245A-35QMB Package Type D14 Q64 W14 P13 W14 J64 S13 W14 J64 D14 Q64 Package Type 24-Lead (300-Mil) CerDIP 28-Pin Windowed Leadless Chip Carrier 24-Lead (300-Mil) Windowed CerDIP 24-Lead (300-Mil) Molded DIP 24-Lead (300-Mil) Windowed CerDIP 28-Lead Plastic Leaded Chip Carrier 24-Lead Molded SOIC 24-Lead (300-Mil) Windowed CerDIP 28-Lead Plastic Leaded Chip Carrier 24-Lead (300-Mil) CerDIP 28-Pin Windowed Leadless Chip Carrier Operating Range Military
25
15
60 90
Commercial
35
20
60 90 120
Commercial Military
Package Diagrams
24-Lead (300-Mil) CerDIP D14
MIL-STD-1835 D- 9 Config.A
51-80031-**
Document #: 38-04007 Rev. *D
Page 8 of 12
CY7C245A
Package Diagrams (continued)
28-Lead Plastic Leaded Chip Carrier J64
51-85001-*A
24-Lead (300-Mil) PDIP P13
51-85013-*B
Document #: 38-04007 Rev. *D
Page 9 of 12
CY7C245A
Package Diagrams (continued)
28-Pin Windowed Leadless Chip Carrier Q64
MIL-STD-1835 C-4
51-80102-**
24 Lead (300 Mil) SOIC - S13
PIN 1 ID
24-Lead (300-Mil) SOIC S13
12
1
DIMENSIONS IN INCHES[MM]
*
0.394[10.007] 0.419[10.642] 0.291[7.391] 0.300[7.620]
MIN. MAX.
REFERENCE JEDEC MO-119 PACKAGE WEIGHT 0.65gms
PART # S24.3 STANDARD PKG. SZ24.3 LEAD FREE PKG.
13
24
0.026[0.660] 0.032[0.812]
SEATING PLANE 0.597[15.163] 0.615[15.621]
0.092[2.336] 0.105[2.667] 0.004[0.101] 0.015[0.381] 0.050[1.270]
0.050[1.270] TYP. 0.013[0.330] 0.019[0.482]
*
0.004[0.101] 0.0118[0.299]
*
0.0091[0.231] 0.0125[0.317]
51-85025-*B
Document #: 38-04007 Rev. *D
Page 10 of 12
CY7C245A
Package Diagrams (continued)
24-Lead (300-Mil) Windowed CerDIP W14
MIL-STD-1835 D-9 Config. A
51-80086-**
All product and company names mentioned in this document may be the trademarks of their respective holders.
Document #: 38-04007 Rev. *D
Page 11 of 12
(c) Cypress Semiconductor Corporation, 2003. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.
CY7C245A
Document History Page
Document Title: CY7C245A 2K x 8 Reprogrammable Registered PROM Document Number: 38-04007 REV. ** *A *B *C *D ECN NO. 113863 118894 122248 130688 130942 Issue Date 3/6/02 10/09/02 12/27/02 10/30/03 11/10/03 Orig. of Change DSG GBI RBI LSY KKV Description of Change Changed from Spec number: 38-00074 to 38-04007 Updated ordering information Added power-up requirements to Operating Conditions information Added CY7C245A-15JI part number Minor change: soft copy became corrupted after signoff and before Tech Pubs. Replaced with correct copy.
Document #: 38-04007 Rev. *D
Page 12 of 12

▲Up To Search▲

Price & Availability of CY7C245A

	To Download CY7C245A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .